| 参考文献 |
| 1. Y. Kawasaki, T. Yamashita, M. Kitazawa, T.Kuroi, Y. Ohno and M. Yoneda, “The Angle Control
Within a Wafer in High Energy Implantation of Batch Type,” Extended Abstracts of the 3rd International
Workshop on Junction Tech., December 2002, p. 15. |
|
| 2. Z. Wan, T. Lin and J. Chen, “Pad Angle Verification and Cone Angle Correction Method for
Individual Rotatable Pads of a Batch Disk,” 15th
International Conf. on Ion Implantation Tech.,October 2004, paper MOP36 (in press). |
|
| 3. A. Renau, “Approaches to Single Wafer High Current Ion Implantation,” 15th International Conf. on Ion Implantation Tech.,
October 2004, paper C309 (in press). |
|
| 4. A. Murrell, et al., “Quantum X: Single Wafer High Current Ion Implantation Using Mechanical Wafer Scan,” 15th
International Conf. on Ion Implantation Tech., October 2004, paper C203 (in press). |
|
| 5. N. Hamamoto, et al., “Decaborane Implantation with the Medium Current Ion Implanter,”15th International Conf. on Ion Implantation Tech., October 2004, paper F251 (in press). |
|
| 6. T. Matsumoto, et al., “High Performance Medium Current Ion Implanter Exceed 3000,” 15th International Conf. on Ion
Implantation Tech., October 2004, paper C271 (in press). |
|
| 7. S. Umisedo, N.
Hamamoto, S. Sakai, M.
Tanjyo,N. Nagai and M. Naito, “Low Energy Implantation Technology With Decaborane
Molecular Ion Beam,” Extended Abstracts of the 4th International Workshop on Junction Tech., March 2004, p. 27. |
|
8. J. Borland, “USJ Formation and Characterization for 65nm Node and Beyond,” Extended Abstracts of the 4th International
Workshop on Junction
Tech., March 2004, p. 8. |
|
| 9. J. Borland, T. Matsuda and K. Sakamoto, “Shallow and Abrupt Junction Formation: Paradigm Shift at 65-70nm,” Solid State
Technology, June 2002, p. 83. |
|
| 10. M. Kase, presentation material at Varianユs vTech 2004, July 2004. |
|
| 11. ITRS-2003 channel doping roadmap. |
|
| 12. K. Yoneda and M.
Niwayama, “The Drain Current Asymmetry of 130nm MOSFETs due to Extension Implant Shadowing Originated by
Mechanical Angle Error in High Current Implanter,” Extended Abstracts of the 3rd International Workshop on Junction Tech.,
December 2002, p. 19. |
|
13. Y. Kawasaki, et al., “The Collapse of Gate Electrode in High Current Implanter of Batch Type,” Extended Abstracts of the
4th International Workshop on Junction Technology, March 2004, p.39. |
|
| 14. L. Pipes, et al., “Characterization and Reduction of a New Particle Defect Mode in sub-0.25 Micron Semiconductor Process
Flows,” 15th International Conf. on Ion Implantation Tech., October 2004, paper THP5 (in press). |
|
| 15. J. Borland, V.
Moroz, H. Wang, W. Maszara and H. Iwai, “High-Tilt Implant and Diffusion- Less Activation for Lateral
Graded S/D Engineering,” Solid State Technology, June 2003, p. 52. |
|
| 16. R. Lindsey and R.
Surdeanu, “Comparison Between High and Low Temperature Anneals for 65-45 Node,” presentation material
at Varianユs vTech 2003, July 2003. |
|
| 17. S.
Thirupapaliyer, A. Al-Bayati, A. Jain and
A.Mayur, “Gate-Source/Drain Extension
Overlap Control With Angled Implants: TCAD Modeling Study,” Electrochemical Soc. Spring Meet., May 2004, p. 127. |
|
18. D. Jacobson, T.
Horsky, W. Krull and K. Cook, “Cluster Boron: A New Doping Material for P-Type Ultra-Shallow Junctions,”
15th International Conf. on Ion Implantation Tech., October 2004, paper MOP28 (in press). |